Notice of References Cited	Application/Control No. 10/748,333	Applicant(s)/Patent Under Reexamination KIRIHATA ET AL.		
	Examiner Paul W. Schlie	Art Unit 2186	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,324,678	11-2001	Dangelo et al.	716/18
*	B	US-RE38,152	06-2003	Ohara, Kazutake	326/80
*	C	US-2003/0001621	01-2003	Kim et al.	326/93
*	D	US-6,457,166	09-2002	Shoyama, Hideki	716/18
*	E	US-5,978,573	11-1999	Ohara, Kazutake	716/8
*	F	US-5,541,850	07-1996	Vander Zanden et al.	716/18
*	G	US-5,926,396	07-1999	Ohara, Kazutake	716/4
*	H	US-6,421,294	07-2002	Hidaka, Hideto	365/230.03
*	I	US-2001/0019512	09-2001	Hidaka, Hideto	365/230.03
*	J	US-6,205,572	03-2001	Dupenloup, Guy	716/5
*	K	US-6,205,571	03-2001	Camporese et al.	716/2
*	L	US-6,904,585	06-2005	Brittain et al.	716/13
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	L. Benini, L. Macchiarulo, A. Macii, E. Macci, M. Poncino, "From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", June 2001, ACM, pp 784-789
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.